Now often hear that logical errors missed during the functional verification is the most common cause of chip re-spins, and that the costs associated with functional verification are now outweighing the cost of chip design. Transaction-based design and verification, random stimulus generation limited, functional coverage analysis, and assertion-based verification of all the advanced engineering design and verification teams are routinely used today. This new book, Advanced Verification Techniques, provides specific guidance for these advanced verification techniques.